
Computer Engineering




Control Unit


- Finite State Machine Reads and executes instructions
- Types of instructions Data transfer, Arithemtic, logical and jumps

Memory

- A set of storage cells
- Smallest addressable unit
- 2^N addresses
 - RAM read/write
 - ROM read




Cortex-M Architecture



Pascal Isliker


Data Transfer Instructions




Arithmetic Operations




Multi-Word Addition with ADCS





Multi-Word Subtraction with SBCS



ADDS	<i>N</i> 1,	, NI,	114	
ADCS	R2,	R2,	R5	
ADCS	R3,	R3,	R6	

R1,

R2.

R3,

R5

R6

R1,

R2.

R3,

SUBS

SBCS

SBCS

Carry and Overflow

unsigned

 $C = 1 \rightarrow carry$ result too large for available bits • Addition \rightarrow

A = !A + 1

• Subtraction \rightarrow C = 0 \rightarrow borrow result less than zero \rightarrow no negative numbers

signed

- potential *overflow* in case of operands with equal signs • Addition \rightarrow
- Subtraction \rightarrow potential *overflow* in case of operands with opposite signs •


sign

Addition and Subtraction

• 2' Complement

- Addition $C = 1 \rightarrow Carry$
- 1 1 0 1 13d 0 1 1 1 7d 1 1 1 10100 20d **→** 16d + 4d
- $C = 0 \rightarrow Borrow$ Subtraction

6d - 14d = 0110b - 1110b = 0110b + 0010b0110 6d 2d = TC(14d)







Branch Instructions

Unconditional Branches		Conditional Branch	Conditional Branches		Overview				
 B (immediate) B label Direct Relative BX (Branch and Exchange) BX RO Branch and Exchange Indirect Absolute 		 Flag-dependent and arithmetic branches Indirect Absolute 		Type • Unconditional Branch always • Conditional Branch if condition is met Address hand-over • • Direct Target addresses part of instruction • Indirect Target address in register					
-lag dependent instruction				Addr	ess of target		U	C	
Unsigned		ondition ual	Flag Z == 1	Addre			Target addres	ss relative to PC	
• Higher and Lower	NE No	t equal	Z == 0	•	Absolute		Absolute add	ress	
		nus/negative	N == 1	Г					
		us/positive or zero	N == 0			bra	anch		
		verflow	V == 1		conditional unconditio				
		overflow	V == 0	1					
		gned greater than or equal	N == V				unconditional		
		gned less than	N != V				_		
		gned greater than	Z == 0 and N == V	direct	direct		direct	indirect	
	LE Sig	gned less than or equal	Z == 1 or N != V					mulect	
Signed	Symbol (Condition	Flag		•		•	* absolute	
		Equal	Z == 1		relative -256254		relative ± 2KB	32 Bit address in register	
• Greater and Less	NE N	Not equal	Z == 0	LL				in register	
	HS (=CS) l	Jnsigned higher or same	C == 1	Com	Compare and Test				
	LO (=CC) l	Jnsigned lower	C == 0						
	HI U	Jnsigned higher	C == 1 and Z == 0	•	TST	AND wit	hout changing	the value	
	LS l	Jnsigned lower or same	C == 0 or Z == 1	•	CMP	SUBS wi	thout changing	the value	

Logic and Shift Instructions / Integer Casting






- possible change of sign
- results in module operation

Integer ranges based on word sizes

8-bit	hex	unsigned	signed	16-bit	hex	unsigned	signed
	0x00	0	0		0x00	0 0	0
	• • •						
	0x7F	127	127		0x7FH	FF 32'767	32'76
	0x80	128	-128		0x800	32'768	-32'76
		• • •	• • •			• • •	
	OxFF	255	-1		0xFFH	FF 65'535	-1
	32-bit	he	х	unsign	ed	signed	
		0x0000	0000	0		0	
			•				
		0x7FFF	'FFFF	2'147'48	3'647	2'147'483	'647
		0x8000	'0000	2'147'48	3'648	-2'147'483	8'648
			•				
		0xFFFF	FFFF	4'294'96	71295	-1	

Structured Programming – Control Structures



Subroutines and Stack

 Subroutine Call and Return Label with Name (Mu Return Statement (B) 	• •					ber of Pops ase		
00000050 4604 00000052 0040 00000054 4420 00000056 4770	LSLS R0,#1 ADD R0,R4		LED_F	LED_31_0 PATTERN	EQU EQU PUSH ; write LDR LDR	0x60000100 0xA55A5AA {R4,R5,LR e pattern to R4,=ADDR_1 R5,=LED P2	Save LR and by subroutine	registers used
 Stack Stack Area (Section) Stack Pointer (SP) PUSH {} POP {} Direction on ARM Alignment Only words 	Continuous area of RAM R13 → points to last writt Decrement SP and store w Read words and incremen full-descending stack word-aligned 32-Bit	words		H {R2,R3	STR BL POP ,R6} 3083 9200 9301	R5, [R4] write7seg {R4,R5,PC SUB SI STR R2 STR R2 STR R2	Call	another subroutine
Stack-limit → Stack Pointer → Stack-base →	free occupied 0×0000'0000 Stack Area 0×FFFF'FFFF	growth of stack		{R2,R3,R 000008 9 000000A 9 000000C 9 000000E 1	9A00 9B01 9B02	LDR R	2,[SP] 3,[SP,#4] 6,[SP,#8] P,SP,#12	

Parameter Passing

Where			Reentrancy		
	Caller and Callee use the sar Shared variables in data are parameter on stack s parameter through LDR	0	Requires aSolution:	n Calls and gobal variables are o an own set of data for ea edure Call Standard	
By reference	simple per of registers caller	gister / "pass by value" AREA exData,DATA, AREA exCode,CODE, AREA exCode,CODE,.	 Passing through global va Shared variables in Overhead to acces Error prone, unmand 	n data area ss variable	Caller Caller
ARM Procedure call Standard Parameters Caller copies argume Caller copies addition 		r1 a2 Argument / re r2 a3 Argument / so			double_g LDR R4,=param1 LDRB R1,[R4] function double_g STRB R0,[R4] BX LR
 Returning fundamental data f Smaller than word Word Double word 128-Bit 		r10 v7 Variable regis r11 v8 Variable regis	ter 4 ter 5 ter 6 ter 6 ter 7 ter 6 ter 6 ter 6 ter 6 ter 4 ter 4 te	Save caller saved' registers Copy parameter to R0 – R3 Protect content such that registers MOV R0, Rx 	Subroutine call Copy parameters Copy parameters Copy call Calles
 Returning composite data typ Up to 4 bytes Larger than 4 bytes 	oes return in RO stored in data area			On re Restore 'caller saved' registers POP {R0-R3} MOV Rz,R0 	

Modular Coding / Linking

From source code to executable program

Compile / assemble each module

• Results in an object file for each module

Link all object files

Linker Input - Object files


Code section

Data section

Symbol table

Relocation table

• Results in one executable file



Code and constant data of the module, base at address 0x0

All symbols with their attributes like global/local, reference

All global variables of the module, based at address 0x0

Which bytes oft he data and code section need to be adjusted (and how) after

Managing complexity by modular programming Topic Benefits Enable working in teams Multiple developers working on the same source repository Useful partitioning and structuring of the programs Eases reuseing of modules Individual verification of each module Benefits all users of the module Providing libraries of types and functions For reuse instead of reinvention Mixing of modules that are programmed in various E.g. mix C and assembly language modules languages Only compile the changed modules Speeds up compilation time

ARM assembly IMPORT and EXPORT keywords

Linkage control

- EXPORT for use by other module
- IMPORT from another module for use in this module

Internal symbols


Neither IMPORT nor EXPORT

Linker tasks

- Merge object file code sections
- Merge object file data sections
- Symbol resolution
- Address relocation

Linker Output

• AXF = **A**RM e**X**ecutable **F**ile



usable outside of module main

from module square

AREA myCode, CODE, READONLY

r0,a adr

square

а

ь

r0,[r0,#0] ; a

EXPORT main 4

IMPORT square <

: main.s

PROC

T.DR

LDR

BL

. . .

a_adr DCD

b adr DCD

ENDP

main

ARM tool chain uses ELF for object files

merging the sections in the linking process

Pascal Isliker

٠


Exceptional Control Flow

Interrupt sources

- Perfipherals signal to CPU that an event needs immediate attention
- Can alternativly be generated by software request
- Asynchronous to instruction execution

System exceptions

- Reset
 Restart of processor
- NMI Non-maskable Interrupt (cannot be ignored)
- Faults Undefined instructions
- System Level Calls OS calls Instructions SVC and PendSV



Main program


- Initializes peripherals
- Afterwards it executes other tasks
- Peripherals signal when they require SW attention
- Events interrupt program execution

Advantage

- No busy wait -> better use of CPU time
- Short reaction times

Disadvantages

- No synchronization
- Difficult debugging



Storing the context

Interrupt event can take place at any time

- E.g. between TST and BEQ instructions
 - ISR call requires automatic save off lags and caller saved registers

ISR call

- Stores xPSR, PC, LR, R12, R0-R3 on Stack
- Stores EXC_RETURN to LR


ISR Return


- Use BX LR or POP {..., PC}
- Loading EXC Return into PC
 - Restores RO-R3, R12, LR, PC and xPSR from Stack

Polling

Periodic query of status information

- Reading of status registers in loop
- Synchronous with main program
- Advantages
 - Simple straightforward
 - Implicit synchronisation
 - Deterministic
 - No additional interrupt logic required
- Disadvantages
 - Busy wait -> wastes CPU time
 - Reduced throughput
 - Long reaction time





Improving System Performance

Speed vs Low Power

Aspects of Optimization


Optimizing for	Drawbacks on				
Higher speed	Power, cost, chip area				
Lower cost	Speed, reliability				
Zero power consumption	Speed, cost				
Super reliable	Chip area, cost, speed				
Temperature range	Power, cost lifetime				

RISC = Reduced Instruction Set Computer

- Few instructions, unique instruction format
- Fast decoding, simple addressing
- Less hardware -> allows higher clock rates
- More chip space for registers (up to 256!)
- Load-store architecture reduces memory access, CPU works at full-speed on registers
- Higher clock frequencies

Pascal Isliker

- Easy and shorter pipelines (instructio size / duration)



Von Neuman Arhcitecture


- Same memory holds program and data
- Single bus system between CPU and memory

Systembus




Harvard Architecture

- «Mark I» at Harvard University
- Separate memories for program and data
- Two sets of addresses/data buses between CPU and memory



How to Increase System Speed?




Pascal Isliker

Special situation: LDR

- In this example it takes 7 clock cycles to execute 6 instructions
- Read cycle must complete on the bus before LDR instruction can complete
- Next 2 instructions must wait one pipeline cycle (S = stall)
- Clock cycles per Instruction (CPI) = 1.2

Control Hazards

- Branch / jump decisions occur in stage 3 (ex)
- Worst case scenario conditional branch taken:



Reduce control hazards

• Loop fusion reduces control hazards

1 2 3 4 5 6 7 8 9 Cycle Operation fe de ex Ea: LDR address phase ADD Ed: LDR data phase SUB fe de ex fe de Ea Ed LDR fe de S ex AND s ORR fe de ex EOR fe de ex

Ideas to further improve pipelining

- Branch prediction
 - Store last decisions made for each conditional branch
 - -> probability is high that the same decision is taken again
- Instruction prefetch
 - Fetch several instructions in advance
 - -> better use of system bus
 - -> possibility of «Out of Order Execution»
- Out of Order Execution
 - If one instruction stalls, it might be possible to already execute the next instruction

Limits of optimization

- Complex optimizations -> sever security problems
- Instructions executed, that would throw access violations under «In Order» circumstances.
- «Meltdown» and «Spectre» attacks: allow a process to access the data of another process

Parallel Computing

- Streaming / Vector processing One instruction processes multiple data items simultaneously
- Multithreading Multiple programs/threads share a single CPU
- Multicore Processors
 One processor contains multiple CPU cores
- Multiprocessor Systems A computer system contains multiple processors

Pascal Isliker