


Computer Engineering

Hardware

- **CPU** Central Processing Unit
- **Memory** Stores instructions and data
- **Input / Output** Interface to external devices
- **System-Bus** Electrical connection of blocks



Datapath

- **ALU** Arithmetic and Logic Unit
- **Registers** Fast but limited storage inside CPU

Control Unit


- **Finite State Machine** Reads and executes instructions
- **Types of instructions** Data transfer, Arithmetic, logical and jumps

Memory

- A set of storage cells
- Smallest addressable unit
- 2^N addresses
 - RAM read/write
 - ROM read

Software

From C to executable



1. Preprocessor
 - Text processing
 - Pasting of `#include` files
 - Replacing macros (`#define`)
2. Compiler
 - Translate CPU-independent C-code into CPU-specific assembly code
3. Assembler
 - Translate to machine instructions
 - Result: Relocatable object file
 - Binary file → not readable with text editor
4. Linker
 - Merge object files
 - Resolve dependencies and cross-references
 - Create executable

Cortex-M Architecture

Registers

- 16 Core Registers
- 32-Bit wide
- R0 – R7 **Lower Registers**
- R8 – R12 **Higher Registers**
- R13 **Stack Pointer** Temp Storage
- R14 **Link Register** Return from Procs
- R15 **Program Counter** Addr of next Instr.

ALU

- 32-Bit wide processing unit

APSR (Flag Register)

- N **Negative**
- Z **Zero**
- C **Carry**
- V **Overflow**


Instruction Set

- 16-Bit Thumb instruction encoding

Label	Instr.	Operands	Comments
demoprg	MOVS	R0, #0xA5	; copy 0xA5 into register R0
	MOVS	R1, #0x11	; copy 0x11 into register R1
	ADDS	R0, R0, R1	; add contents of R0 and R1


Instruction Types

- Data transfer Move, Load and Store
- Data processing Arithmetic, Logical and Shift operations
- Control flow Branches and functions




Assembly Program Structure

Code Data Stack




Directives for initialized data

- DCB **Bytes**
- DCW **Half-Words**
- DCD **Words**



Directives for uninitialized data

- SPACE **Bytes to be reserved**



Data Transfer Instructions

Loading Data

- **MOVS**
 - Reg to Reg *MOVS R1, R2*
 - 8-Bit Literal *MOVS R1, #0x1C*
 - Constant *MOVS R1, #MyConst*
- **LDR**
 - 32-Bit Literal *LDR R1, #0xA1B2C3D4*
 - Literal + Offset *LDR R1, [PC, #12]*
 - Constant *LDR R1, =MyConst*
 - Reg Value *LDR R1, [R2]*
- **LDRB**
 - Load Register Byte
 - Bits 31 to 8 set to zero
- **LDRH**
 - Load Register Half-word
 - Bits 31 to 16 set to zero

Load Array

- my_array = 3 * 4 Bytes
- Instructions = 5 * 2 Bytes
- Literals (0x08) = 1 * 4 Bytes


```

AREA my_data, DATA, READWRITE
00000000 11223344 my_array DCD 0x11223344
00000004 55667788 DCD 0x55667788
00000008 99AABBCC DCD 0x99AABBCC
    
```

```

AREA myCode, CODE, READONLY
; . . .
; load base and offset registers
LDR R1,=my_array ; load address of array
LDR R3,=0x08
; indirect addressing
00000080 680C LDR R4,[R1] ; base R1
00000082 684D LDR R5,[R1,#0x04] ; base R1, immediate offset
00000084 58CE LDR R6,[R1,R3] ; base R1, offset R3
    
```

Not content of my_array, but address of my_array



Storing Data

- **STR**
 - Value from Register *STR R1, [R2]*
 - Value from Reg + Offset *STR R1, [R2, #0x04]*
- **STRB**
 - Store Register Byte (Low 8 bits of register stored)
- **STRH**
 - Store Register Half-word (Low 15 bits of register stored)

Arithmetic Operations

Flags (APSR = N, Z, C, V)


Instructions ending with with «S» allow flag modification

	Flag	Meaning	Action	Operands
• ADDS	Negative	MSB = 1	N = 1	signed
• SUBS	Zero	Result = 0	Z = 1	signed , unsigned
• MOVS	Carry	Carry	C = 1	unsigned
• LSLS	Overflow	Overflow	V = 1	signed

Overview


- ADD / ADDS Addition $A + B$
- ADCS Addition with Carry $A + B + c$
- ADR Address to Register $PC + A$
- SUB / SUBS Subtraction $A - B$
- SBCS Subtraction with carry (borrow) $A - B - !c$
- RSBS Reverse Subtract (negative) $-1 \cdot A$
- MULS Multiplication $A \cdot B$

Multi-Word Addition with ADCS



ADDS	R1,	R1,	R4
ADCS	R2,	R2,	R5
ADCS	R3,	R3,	R6

Multi-Word Subtraction with SBCS



SUBS	R1,	R1,	R4
SBCS	R2,	R2,	R5
SBCS	R3,	R3,	R6

Negative Number

- 2' Complement $A = !A + 1$

Carry and Overflow

unsigned

- Addition $\rightarrow C = 1 \rightarrow$ carry result too large for available bits
- Subtraction $\rightarrow C = 0 \rightarrow$ borrow result less than zero \rightarrow no negative numbers

signed

- Addition \rightarrow potential overflow in case of operands with equal signs
- Subtraction \rightarrow potential overflow in case of operands with opposite signs

Addition and Subtraction

- Addition $C = 1 \rightarrow$ Carry


```

1 1 0 1   13d
0 1 1 1   7d
-----
1 1 1 1
1 0 1 0 0   20d  $\rightarrow$  16d + 4d
    
```

- Subtraction $C = 0 \rightarrow$ Borrow

```

0 1 1 0   6d
0 0 1 0   2d = TC(14d)
-----
0 1 1 0
0 1 0 0 0   8d  $\rightarrow$  -16d + 8d
    
```



Branch Instructions

<p>Unconditional Branches</p> <ul style="list-style-type: none"> • B (immediate) <i>B label</i> <ul style="list-style-type: none"> ▪ Direct ▪ Relative • BX (Branch and Exchange) <i>BX R0</i> <ul style="list-style-type: none"> ▪ Branch and Exchange ▪ Indirect ▪ Absolute 	<p>Conditional Branches</p> <p>Flag-dependent and arithmetic branches</p> <ul style="list-style-type: none"> • Indirect • Absolute 	<p>Overview</p> <p>Type</p> <ul style="list-style-type: none"> • Unconditional Branch always • Conditional Branch if condition is met <p>Address hand-over</p> <ul style="list-style-type: none"> • Direct Target addresses part of instruction • Indirect Target address in register <p>Address of target</p> <ul style="list-style-type: none"> • Relative Target address relative to PC • Absolute Absolute address 																																	
<p>Flag dependent instruction</p>																																			
<p>Unsigned</p> <ul style="list-style-type: none"> • Higher and Lower 	<table border="1" style="width: 100%; border-collapse: collapse; background-color: #1a237e; color: white;"> <thead> <tr> <th>Symbol</th> <th>Condition</th> <th>Flag</th> </tr> </thead> <tbody> <tr><td>EQ</td><td>Equal</td><td>Z == 1</td></tr> <tr><td>NE</td><td>Not equal</td><td>Z == 0</td></tr> <tr><td>MI</td><td>Minus/negative</td><td>N == 1</td></tr> <tr><td>PL</td><td>Plus/positive or zero</td><td>N == 0</td></tr> <tr><td>VS</td><td>Overflow</td><td>V == 1</td></tr> <tr><td>VC</td><td>No overflow</td><td>V == 0</td></tr> <tr><td>GE</td><td>Signed greater than or equal</td><td>N == V</td></tr> <tr><td>LT</td><td>Signed less than</td><td>N != V</td></tr> <tr><td>GT</td><td>Signed greater than</td><td>Z == 0 and N == V</td></tr> <tr><td>LE</td><td>Signed less than or equal</td><td>Z == 1 or N != V</td></tr> </tbody> </table>		Symbol	Condition	Flag	EQ	Equal	Z == 1	NE	Not equal	Z == 0	MI	Minus/negative	N == 1	PL	Plus/positive or zero	N == 0	VS	Overflow	V == 1	VC	No overflow	V == 0	GE	Signed greater than or equal	N == V	LT	Signed less than	N != V	GT	Signed greater than	Z == 0 and N == V	LE	Signed less than or equal	Z == 1 or N != V
Symbol	Condition	Flag																																	
EQ	Equal	Z == 1																																	
NE	Not equal	Z == 0																																	
MI	Minus/negative	N == 1																																	
PL	Plus/positive or zero	N == 0																																	
VS	Overflow	V == 1																																	
VC	No overflow	V == 0																																	
GE	Signed greater than or equal	N == V																																	
LT	Signed less than	N != V																																	
GT	Signed greater than	Z == 0 and N == V																																	
LE	Signed less than or equal	Z == 1 or N != V																																	
<p>Signed</p> <ul style="list-style-type: none"> • Greater and Less 	<table border="1" style="width: 100%; border-collapse: collapse; background-color: #1a237e; color: white;"> <thead> <tr> <th>Symbol</th> <th>Condition</th> <th>Flag</th> </tr> </thead> <tbody> <tr><td>EQ</td><td>Equal</td><td>Z == 1</td></tr> <tr><td>NE</td><td>Not equal</td><td>Z == 0</td></tr> <tr><td>HS (=CS)</td><td>Unsigned higher or same</td><td>C == 1</td></tr> <tr><td>LO (=CC)</td><td>Unsigned lower</td><td>C == 0</td></tr> <tr><td>HI</td><td>Unsigned higher</td><td>C == 1 and Z == 0</td></tr> <tr><td>LS</td><td>Unsigned lower or same</td><td>C == 0 or Z == 1</td></tr> </tbody> </table>		Symbol	Condition	Flag	EQ	Equal	Z == 1	NE	Not equal	Z == 0	HS (=CS)	Unsigned higher or same	C == 1	LO (=CC)	Unsigned lower	C == 0	HI	Unsigned higher	C == 1 and Z == 0	LS	Unsigned lower or same	C == 0 or Z == 1												
Symbol	Condition	Flag																																	
EQ	Equal	Z == 1																																	
NE	Not equal	Z == 0																																	
HS (=CS)	Unsigned higher or same	C == 1																																	
LO (=CC)	Unsigned lower	C == 0																																	
HI	Unsigned higher	C == 1 and Z == 0																																	
LS	Unsigned lower or same	C == 0 or Z == 1																																	
<div style="border: 1px solid black; padding: 10px; text-align: center;"> <pre> graph TD branch[branch] --> conditional[conditional] branch --> unconditional[unconditional] conditional --> direct1[direct] direct1 --> relative1[relative -256..254] unconditional --> direct2[direct] unconditional --> indirect[indirect] direct2 --> relative2[relative ± 2KB] indirect --> absolute[absolute 32 Bit address in register] </pre> </div>																																			
<p>Compare and Test</p> <ul style="list-style-type: none"> • TST AND without changing the value • CMP SUBS without changing the value 																																			

Logic and Shift Instructions / Integer Casting


Logical Instructions

The following instruction only affect N and Z flags

- **ANDS** Bitwise AND Rdn & Rm a & b
- **BICS** Bit Clear Rdn & !Rm a & ~b
- **EORS** XOR Rdn \$ Rm a ^ b
- **MVNS** Bitwise NOT !Rm ~a
- **ORRS** Bitwise OR Rdn # Rm a | b

Shift Instructions


- **LSLS** Logical Shift Left $2^n \cdot Rn$ 0 → LSB
- **LSRS** Logical Shift Right $2^{-n} \cdot Rn$ 0 → MSB
- **ASRS** Arithmetic Shift Right $R^{-n} \cdot \pm A$ MSB → MSB
- **RORS** Rotate Right $LSB \rightarrow MSB$



Sign-Extension

Add additional bits

- **Unsigned** zero extension fill left bits with zero
- **Signed** sign extension copy sign bit to the left



Truncation

Cast cuts out the left most digits

- **Signed** possible change of sign
- **Unsigned** results in module operation

Integer ranges based on word sizes

8-bit	hex	unsigned	signed	16-bit	hex	unsigned	signed
	0x00	0	0		0x0000	0	0

	0x7F	127	127		0x7FFF	32'767	32'767
	0x80	128	-128		0x8000	32'768	-32'768

	0xFF	255	-1		0xFFFF	65'535	-1

32-bit	hex	unsigned	signed
	0x0000 0000	0	0


	0x7FFF'FFFF	2'147'483'647	2'147'483'647
	0x8000'0000	2'147'483'648	-2'147'483'648

	0xFFFF'FFFF	4'294'967'295	-1

Structured Programming – Control Structures

Selection (IF-ELSE)


```
int32_t nr;
int32_t isPositive;
...
if (nr >= 0) {
    isPositive = 1;
}
else {
    isPositive = 0;
}
```



Switch


Jump Table

```
uint32_t result, n;
switch (n) {
case 0:
    result += 17;
    break;
case 1:
    result += 13;
    //fall through
case 3: case 5:
    result += 37;
    break;
default:
    result = 0;
}
```




Loops

- Do while: Post-Test Loop



- While = Pre-Test Loop



- For = Pre-Test Loop

C	Assembly
<pre> #include <utils_ctboard.h> #include <stdin.h> ... int32_t count = 0; for(i=0; i<10; i++) { count++; } </pre>	<pre> AREA progCode, CODE, READONLY THUMB PROC EXPORT main main LDR R6, #i ; R6=address of i LDR R0, [R6] ; R0=value at i LDR R7, #count ; R7=address of count LDR R1, [R7] ; R1=value at count B cond loop ADDS R0, R0, #1 ADDS R1, R1, #1 cond CMP R0, #10 BLT loop ; *signed* comparison STR R0, [R6] ; store final i STR R1, [R7] ; store final count endless B endless ENDP AREA progData, DATA, READWRITE i DCD 0 count DCD 0 END </pre>

Subroutines and Stack


Subroutine Call and Return

- Label with Name (**MulBy3**)
- Return Statement (**BX LR**)

```
00000050 4604 MulBy3  MOV R4,R0
00000052 0040          LSLs R0,#1
00000054 4420          ADD R0,R4
00000056 4770          BX LR
```

Stack

- Stack Area (Section) Continuous area of RAM
- Stack Pointer (SP) R13 → points to last written data value
- PUSH {...} Decrement SP and store words
- POP {...} Read words and increment SP
- Direction on ARM full-descending stack
- Alignment word-aligned
- Only words 32-Bit



Stack – Push and Pop

- Number of Pushes = Number of Pops
- Stack-limit < SP < stack-base

```
ADDR_LED_31_0 EQU 0x60000100
LED_PATTERN EQU 0xA55A5AA5

subrExample PUSH {R4,R5,LR}
; write pattern to LEDs
LDR R4,=ADDR_LED_31_0
LDR R5,=LED_PATTERN
STR R5,[R4]

BL write7seg

POP {R4,R5,PC}
```

Annotations: 'Save LR and registers used by subroutine' points to the PUSH instruction. 'Call another subroutine' points to the BL instruction. 'Restore registers and PC' points to the POP instruction.

PUSH {R2,R3,R6}

```
00000000 B083 SUB SP,SP,#12
00000002 9200 STR R2,[SP]
00000004 9301 STR R3,[SP,#4]
00000006 9602 STR R6,[SP,#8]
```

POP {R2,R3,R6}

```
00000008 9A00 LDR R2,[SP]
0000000A 9B01 LDR R3,[SP,#4]
0000000C 9B02 LDR R6,[SP,#8]
0000000E B003 ADD SP,SP,#12
```


Parameter Passing

<h3>Where</h3> <ul style="list-style-type: none"> • Register Caller and Callee use the same register • Global variables Shared variables in data area • Stack <ul style="list-style-type: none"> ▪ Caller: PUSH parameter on stack ▪ Callee: Access parameter through LDR 	<h3>Reentrancy</h3> <ul style="list-style-type: none"> • Recursive Function Calls <ul style="list-style-type: none"> ▪ Registers and global variables are overwritten ▪ Requires an own set of data for each call • Solution: <ul style="list-style-type: none"> ▪ ARM Procedure Call Standard 																																																			
<h3>Passing through Registers</h3> <ul style="list-style-type: none"> • By value <ul style="list-style-type: none"> ▪ Efficient and simple ▪ Limited number of registers • By reference <ul style="list-style-type: none"> ▪ Allows passing of larger structures 	<h3>Register / "pass by value"</h3> <pre style="font-family: monospace; font-size: 0.8em;"> AREA exData,DATA,... ... AREA exCode,CODE,... ... MOVS R1,#0x03 BL double MOVS ...,R0 ... double LSLS R0,R1,#1 BX LR </pre> <p style="font-size: 0.8em; color: #e91e63;">caller</p> <p style="font-size: 0.8em; color: #e91e63;">callee function double</p>																																																			
<h3>ARM Procedure call Standard</h3> <h4>Parameters</h4> <ul style="list-style-type: none"> • Caller copies arguments From R0 to R3 • Caller copies additional parameters to stack <h4>Returning fundamental data types</h4> <ul style="list-style-type: none"> • Smaller than word zero or sign extend to word • Word return in R0 • Double word return in R0 / R1 • 128-Bit return in R0 – R3 <h4>Returning composite data types</h4> <ul style="list-style-type: none"> • Up to 4 bytes return in R0 • Larger than 4 bytes stored in data area 	<h3>Register Usage</h3> <table border="1" style="width: 100%; border-collapse: collapse; font-size: 0.8em;"> <thead> <tr style="background-color: #000080; color: white;"> <th>Register</th> <th>Synonym</th> <th>Role</th> </tr> </thead> <tbody> <tr style="background-color: #ffe4b5;"><td>r0</td><td>a1</td><td>Argument / result / scratch register 1</td></tr> <tr style="background-color: #ffe4b5;"><td>r1</td><td>a2</td><td>Argument / result / scratch register 2</td></tr> <tr style="background-color: #ffe4b5;"><td>r2</td><td>a3</td><td>Argument / scratch register 3</td></tr> <tr style="background-color: #ffe4b5;"><td>r3</td><td>a4</td><td>Argument / scratch register 4</td></tr> <tr style="background-color: #d3d3d3;"><td>r4</td><td>v1</td><td>Variable register 1</td></tr> <tr style="background-color: #d3d3d3;"><td>r5</td><td>v2</td><td>Variable register 2</td></tr> <tr style="background-color: #d3d3d3;"><td>r6</td><td>v3</td><td>Variable register 3</td></tr> <tr style="background-color: #d3d3d3;"><td>r7</td><td>v4</td><td>Variable register 4</td></tr> <tr style="background-color: #d3d3d3;"><td>r8</td><td>v5</td><td>Variable register 5</td></tr> <tr style="background-color: #d3d3d3;"><td>r9</td><td>v6</td><td>Variable register 6</td></tr> <tr style="background-color: #d3d3d3;"><td>r10</td><td>v7</td><td>Variable register 7</td></tr> <tr style="background-color: #d3d3d3;"><td>r11</td><td>v8</td><td>Variable register 8</td></tr> <tr style="background-color: #90ee90;"><td>r12</td><td>IP</td><td>Intra-Procedure-call scratch register¹⁾</td></tr> <tr style="background-color: #90ee90;"><td>r13</td><td>SP</td><td></td></tr> <tr style="background-color: #90ee90;"><td>r14</td><td>LR</td><td></td></tr> <tr style="background-color: #90ee90;"><td>r15</td><td>PC</td><td></td></tr> </tbody> </table> <p style="font-size: 0.7em; color: #e91e63;">Register contents might be modified by callee</p> <p style="font-size: 0.7em; color: #e91e63;">Callee must preserve contents of these registers (Callee saved)</p> <p style="font-size: 0.7em; color: #e91e63;">Cortex-M0: Registers r8 – r11 have limited set of instructions. Therefore, they are often not used by compilers.</p>	Register	Synonym	Role	r0	a1	Argument / result / scratch register 1	r1	a2	Argument / result / scratch register 2	r2	a3	Argument / scratch register 3	r3	a4	Argument / scratch register 4	r4	v1	Variable register 1	r5	v2	Variable register 2	r6	v3	Variable register 3	r7	v4	Variable register 4	r8	v5	Variable register 5	r9	v6	Variable register 6	r10	v7	Variable register 7	r11	v8	Variable register 8	r12	IP	Intra-Procedure-call scratch register ¹⁾	r13	SP		r14	LR		r15	PC	
Register	Synonym	Role																																																		
r0	a1	Argument / result / scratch register 1																																																		
r1	a2	Argument / result / scratch register 2																																																		
r2	a3	Argument / scratch register 3																																																		
r3	a4	Argument / scratch register 4																																																		
r4	v1	Variable register 1																																																		
r5	v2	Variable register 2																																																		
r6	v3	Variable register 3																																																		
r7	v4	Variable register 4																																																		
r8	v5	Variable register 5																																																		
r9	v6	Variable register 6																																																		
r10	v7	Variable register 7																																																		
r11	v8	Variable register 8																																																		
r12	IP	Intra-Procedure-call scratch register ¹⁾																																																		
r13	SP																																																			
r14	LR																																																			
r15	PC																																																			
<h3>Global Variables</h3> <pre style="font-family: monospace; font-size: 0.8em;"> AREA exData,DATA,... param1 SPACE 1 result SPACE 1 AREA exCode,CODE,... ... LDR R4,=param1 MOVS R5,#0x03 STRB R5,[R4] BL double_g LDR R4,=result LDRB ..., [R4] ... double_g LDR R4,=param1 LDRB R1, [R4] LSLS R0,R1,#1 LDR R4,=result STRB R0, [R4] BX LR </pre> <p style="font-size: 0.8em; color: #e91e63;">caller</p> <p style="font-size: 0.8em; color: #e91e63;">callee function double_g</p>	<h3>Subroutine Call – Caller Side</h3> <p style="font-size: 0.7em;">Pattern as used by the compiler. Manually written assembly code may be slightly different.</p> <div style="border: 1px solid #ccc; padding: 5px; margin-bottom: 5px;"> <p style="text-align: center; font-weight: bold; font-size: 0.8em;">Subroutine call</p> <pre style="font-family: monospace; font-size: 0.7em;"> PUSH {R0-R3} MOV R0,Rx SUB SP,SP,#(4*args) BL callee STR Ry,[SP,#..] </pre> </div> <div style="border: 1px solid #ccc; padding: 5px;"> <p style="text-align: center; font-weight: bold; font-size: 0.8em;">On return from subroutine</p> <pre style="font-family: monospace; font-size: 0.7em;"> POP {R0-R3} MOV Rz,R0 ADD SP,SP,#(4*args) </pre> </div>																																																			

Modular Coding / Linking


From source code to executable program

Compile / assemble each module

- Results in an object file for each module

Link all object files

- Results in one executable file



Managing complexity by modular programming

Topic	Benefits
Enable working in teams	Multiple developers working on the same source repository
Useful partitioning and structuring of the programs	Eases reusing of modules
Individual verification of each module	Benefits all users of the module
Providing libraries of types and functions	For reuse instead of reinvention
Mixing of modules that are programmed in various languages	E.g. mix C and assembly language modules
Only compile the changed modules	Speeds up compilation time

ARM assembly IMPORT and EXPORT keywords

Linkage control

- EXPORT for use by other module
- IMPORT from another module for use in this module

Internal symbols

- Neither IMPORT nor EXPORT

```

; main.s
AREA myCode, CODE, READONLY
EXPORT main
IMPORT square
main
PROC
    LDR    r0, a_addr
    LDR    r0, [r0, #0] ; a
    BL    square
    ...
ENDP
a_addr DCD    a
b_addr DCD    b

AREA myData, DATA
a DCD    0x00000005
b DCD    0x00000007
    
```

Linker Input - Object files

- Code section Code and constant data of the module, base at address 0x0
- Data section All global variables of the module, based at address 0x0
- Symbol table All symbols with their attributes like global/local, reference
- Relocation table
 - Which bytes of the data and code section need to be adjusted (and how) after merging the sections in the linking process


ARM tool chain uses ELF for object files

Linker tasks

- Merge object file code sections
- Merge object file data sections
- Symbol resolution
- Address relocation

Linker Output

- AXF = ARM eXecutable File



Exceptional Control Flow

Interrupt sources

- Peripherals signal to CPU that an event needs immediate attention
- Can alternatively be generated by software request
- Asynchronous to instruction execution

System exceptions

- Reset Restart of processor
- NMI Non-maskable Interrupt (cannot be ignored)
- Faults Undefined instructions
- System Level Calls OS calls – Instructions SVC and PendSV

PRIMASK
- Single bit controlling all maskable interrupts

- Disable set PRIMASK

- Enable clear PRIMASK

On reset PRIMASK = 0 → enabled

Assembly	C
CPSID ¹ i	__disable_irq();
CPSIE ¹ i	__enable_irq();

Interrupt-Driven I/O

Main program


- Initializes peripherals
- Afterwards it executes other tasks
- Peripherals signal when they require SW attention
- Events interrupt program execution

Advantage

- No busy wait -> better use of CPU time
- Short reaction times

Disadvantages

- No synchronization
- Difficult debugging



Storing the context

Interrupt event can take place at any time

- E.g. between TST and BEQ instructions
 - ISR call requires automatic save off regs and caller saved registers

ISR call

- Stores xPSR, PC, LR, R12, R0-R3 on Stack
- Stores EXC_RETURN to LR


ISR Return

- Use BX LR or POP {..., PC}
- Loading EXC Return into PC
 - Restores R0-R3, R12, LR, PC and xPSR from Stack


Polling

Periodic query of status information

- Reading of status registers in loop
- Synchronous with main program
- Advantages
 - Simple straightforward
 - Implicit synchronisation
 - Deterministic
 - No additional interrupt logic required
- Disadvantages
 - Busy wait -> wastes CPU time
 - Reduced throughput
 - Long reaction time



Interrupt Control




Exception States

- Inactive
 - Not active and not pending
- Pending
 - Exception is waiting to be serviced by CPU
 - An interrupt event occurred (IRQn=1) but interrupts are disabled (PRIMASK)
- Active
 - Exception is being serviced by the CPU but has not completed
- Active and pending
 - Exception is being serviced by the CPU and there is a pending exception for the same source

Program Status Registers PSRs

- IPSR Interrupt Program Status Register
- EPSR Execution Program Status Register
- APSR< Application Program Status Register
- xPSR Combination for all three PSRs




Nested Exceptions

Example Priorities

- ISR1 does not preempt ISR0
- ISR2 preempts ISR0

assuming

IRQ0	PL0 = 0x2	medium priority
IRQ1	PL1 = 0x3	lowest priority
IRQ2	PL2 = 0x1	highest priority



Improving System Performance

Speed vs Low Power

Aspects of Optimization

Optimizing for	Drawbacks on
Higher speed	Power, cost, chip area
Lower cost	Speed, reliability
Zero power consumption	Speed, cost
Super reliable	Chip area, cost, speed
Temperature range	Power, cost lifetime

RISC = Reduced Instruction Set Computer

- Few instructions, unique instruction format
- Fast decoding, simple addressing
- Less hardware -> allows higher clock rates
- More chip space for registers (up to 256!)
- Load-store architecture reduces memory access, CPU works at full-speed on registers
- Higher clock frequencies
- Easy and shorter pipelines (instruction size / duration)

RISC

- Load / Store Architecture
- Data processing instructions only available on registers

CISC

- One of the operands of an instruction may directly be a memory location

Example: **Balance = Balance + Credit**

```

LDR R0, =Credit
LDR R1, [R0]
LDR R0, =Balance
LDR R3, [R0]
ADDS R2, R1, R3
STR R2, [R0]
                    
```

```


MOV AX, [Credit]
ADD [Balance], AX
                    
```

CISC = Complex Instruction Set Computer

- More complex and more instructions
- Less program memory needed with complex instructions
- Short programs may work faster with less memory accesses


Von Neuman Architecture

- Same memory holds program and data
- Single bus system between CPU and memory




Harvard Architecture

- «Mark I» at Harvard University
- Separate memories for program and data
- Two sets of addresses/data buses between CPU and memory






How to Increase System Speed?




Fetching the next instruction, while the current one decodes

Sequential vs. Pipelined



Timings and definitions (Example)

- Fe: fetch Read instructions 3 ns
- De: decode Decode instruction, read register or memory 4 ns
- Ex: execute Execute instruction, write back result 5 ns



Instructions per second

Without pipelining

$$\frac{\text{Instructions}}{\text{second}} = \frac{1}{\text{Instruction delay}}$$

With pipelining

- Pipeline needs to be filled first
- After filling, instructions are executed after every stage

$$\frac{\text{Instructions}}{\text{second}} = \frac{1}{\text{Max stage delay}}$$

Advantages of pipelining

- All stages are set to the same execution time
- Massive performance gain
- Simpler hardware at each stage allows for a higher clock rate

Disadvantages

- A blocking stage blocks while pipeline
- Multiple stages may need to have access to the memory at the same time


Optimal pipelining

- All operations here are on registers
- In this example it takes 6 clock cycles to execute 6 instructions
- Clock cycles per instruction (CPI) = 1

Cycle		1	2	3	4	5	6	7	8	9
Operation										
ADD		fe	de	ex						
SUB			fe	de	ex					
ORR				fe	de	ex				
AND					fe	de	ex			
ORR						fe	de	ex		
EOR							fe	de	ex	


Special situation: LDR

- In this example it takes 7 clock cycles to execute 6 instructions
- Read cycle must complete on the bus before LDR instruction can complete
- Next 2 instructions must wait one pipeline cycle (S = stall)
- Clock cycles per Instruction (CPI) = 1.2



Control Hazards

- Branch / jump decisions occur in stage 3 (ex)
- Worst case scenario – conditional branch taken:



Reduce control hazards

- Loop fusion reduces control hazards

Ideas to further improve pipelining

- Branch prediction
 - Store last decisions made for each conditional branch
 - -> probability is high that the same decision is taken again
- Instruction prefetch
 - Fetch several instructions in advance
 - -> better use of system bus
 - -> possibility of «Out of Order Execution»
- Out of Order Execution
 - If one instruction stalls, it might be possible to already execute the next instruction

Limits of optimization

- Complex optimizations -> sever security problems
- Instructions executed, that would throw access violations under «In Order» circumstances.
- «Meltdown» and «Spectre» attacks: allow a process to access the data of another process

Parallel Computing

- **Streaming / Vector processing** One instruction processes multiple data items simultaneously
- **Multithreading** Multiple programs/threads share a single CPU
- **Multicore Processors** One processor contains multiple CPU cores
- **Multiprocessor Systems** A computer system contains multiple processors