

Computer Systems


Computer Engineering:

- Architecture of computer systems
- Combination of hardware and software → Embedded systems

Von Neumann Architecture

Hardware Components:

- **CPU** Central Processing Unit or processor
- **Memory** stores instructions and data
- **Input / Output** interface to external devices
- **System-Bus** electrical connection of blocks



CPU (Intel, ARM, AMD)

Instructions and data are stored in the same memory.

Master auf der Adress-Linie (im System-Bus).

Reads or writes to/from Memory or I/O.

Datapath

- ALU (Arithmetic and Logic Unit)
- Registers: Executes ALU operations and holds intermediate results
Fast but limited storage, Register is **4 Bytes** (32 Bits)

Control Unit

Reads and executes/interprets opcode instructions (Finite State Machine)

Operations:

- Data transfer: Registers ↔ Memory
- Arithmetic and logic operations
- jumps (goto, if-else)

Memory

Each **1 Byte Memory-cell** is addressed with a **4 Byte memory-address**.

2^N addresses, from 0 to $2^N - 1$. N = Number of address lines.

Speichermedien (main memory):

- Random Access Memory (RAM, read/write)
- Read Only Memory (ROM, read)

Main memory (Arbeitsspeicher): volatile (flüchtig) und non-volatile, SRAM (static RAM), Zugriff auf einzelne Bytes

Sekundärspeicher: non-volatile: ROM (factory programmed), Flash (in system programmable), Blockweiser Zugriff

System-Bus


Single bus for instructions and data.

Address Lines: 2^N addresses means N address lines.

Control Signal: CPU signals is read or write access + handles bus timing

Data Lines: Transfer of data. 4/8/16/32/64 data lines.

Compilation



Program Execution on Embedded Systems

1. **Host** (Developer-Environment) compiles and links program.
2. Loader on **target** (Device) loads executable from host (through Serial interface) to RAM and copies into non-volatile (persistent) memory (Flash) = Firmware update (eingebettete Software).
3. Loader on target jumps to main() and starts execution.
(System operation without host)

Sizes

- **Opcode** is **2 Bytes** (16 Bits, only even instruction addresses)
- **Register** stores **4 Bytes** (32 Bits)
- **Memory address** is **4 Byte** long
- **Memory-cell** stores **1 Byte**

CPU (Cortex-M Architecture)

Hardware Plattformen

FPGA (Field-programmable gate array): Logik der Transistoren sind programmierbar. Anwendungs-Bsp.: Firmware update CRC Polynom.

CPU Model


- Instructions Set
- Processing width (8/16/32 bit)
- Register set (Register = Speicherplatz im Processor. Schnell verfügbar)
- Addressing modes: How memory and I/O can be accessed

CPU Components: Core Registers, ALU (32-bit), Flags (APSR), Control Unit with IR (Instruction Register), Bus Interface

32-bit ALU (Arithmetic Logic Unit)


2 Register-Werte werden in der ALU bearbeitet. Resultat geht zurück in Register.

Alle Operationen (+, −, *, &, etc.) werden **parallel** ausgeführt. Die Control Unit wählt dann das benötigte Resultat aus (Instr. – MUX → C).



Flag-Register / APSR (Application Processor Status Register):

Bits set by CPU based on ALU result: **Negative, Zero, Carry, Overflow**



Core Registers

Used for temporary storage of data and addresses.


Low Registers R0 – R7: 3-bit addresses

High Registers R8 – R12: 4-bit addresses

Program Counter (PC): Address of next instruction

Link Register (LR): Saved PC. Where to jump back to after returning from a procedure.

Stack Pointer (SP): Address in the stack




Control Unit

- Controls executions based on instructions in IR.
- Generates control signals for all other CPU components.

Instruction Register (IR): Machine code (**opcode**) of instruction that executed. Instruction Register is 4 Bytes.

Instruction Set

Assembler translates assembly → binary instructions:



Basic Assembly Program

Memory address	Opcode	Label	Instr.	Operands	Comments	Listfile
00000000	20A5	demoprgr	MOVS	R0, #0xA5	; copy 0xA5 into R0	
00000002	2111		MOVS	R1, #0x11	; copy 0x11 into R1	
00000004	1840		ADDS	R0, R0, R1	; add contents of R0 and R1	
					; store result in R0	
00000006	4A00		LDR	R2, =0x2000	; load address into R2	
00000008	6010		STR	R0, [R2]	; store content of R0 at the address given by R2	
0000000A	00002000					

Opcode = 16-bit instruction (machine code)

(Linker still will add an offset to those memory addresses.)


Instruction Types

- Data Transfer (load, move, store)
- Data Processing (Arithmetic and logic operations)
- Control Flow: Branches (goto, if-else) and Function calls (subroutines)

Program Execution

Precondition, Loader has:

- copied executable code into memory
- stored code start address in memory



The diagram illustrates the ARM7TDMI processor architecture and its state during instruction execution. The architecture includes:

- Core Registers:** A vertical stack of 13 registers (R0 to R12). R0-R11 are general-purpose registers, and R12 is the link register. SP (R13) is the stack pointer, and LR (R14) is the link register. The PC (Program Counter) is highlighted in red, showing the value 0x0800'0002.
- Control Unit:** Contains the PC and the IR (Instruction Register). The IR is highlighted in red, showing the value 0x20A5.
- ALU:** The Arithmetic Logic Unit, which performs operations on data from the registers.
- Flags:** A set of status flags that are updated by the ALU.
- Bus Interface:** Connects the processor to external memory and I/O devices. It shows the Address bus (green) and the Data bus (red).
- Memory:** A vertical stack of memory locations. The address 0x0800'0000 is highlighted in red. The data 0x20A5 is highlighted in red, indicating it is the instruction being fetched.

The diagram shows the processor in the middle of fetching an instruction. The PC points to the memory location 0x0800'0002, and the IR contains the instruction 0x20A5. The data bus is carrying the instruction 0x20A5 from memory to the IR.

Below the diagram, the state of the processor is shown in a table:

PC	00000000	20A5	demoprg	MOVS	R0, #0x20A5
00000002	2111			MOVS	R1, #0x11
00000004	1840			ADDS	R0, R0, R1
00000006	4A00			LDR	R2, =0x2000

C-Type – unsigned integers	Size	Term	inttypes.h / stdint.h
unsigned char	8 Bit	Byte	uint8_t
unsigned short	16 Bit	Half-word	uint16_t
unsigned int	32 Bit	Word	uint32_t
unsigned long	32 Bit	Word	uint32_t
unsigned long long	64 Bit	Double-word	uint64_t

7 0 7 0 7 0 7 0

1 0 1 0 0 0 0 1 1 0 1 1 0 0 1 0 1 1 0 0 0 0 1 1 1 1 0 1 0 1 0 0

most significant byte MSB least significant byte LSB

big endian

0x2001' 0004	0xD4	0x2001' 0004	0xA1
0x2001' 0005	0xC3	0x2001' 0005	0xB2
0x2001' 0006	0xB2	0x2001' 0006	0xC3
0x2001' 0007	0xA1	0x2001' 0007	0xD4

- CODE**
 - Read-only → RAM or ROM
 - Instructions (opcodes)
 - Literals ¹⁾ (Konstante)
- DATA** ²⁾
 - Read-write → RAM
 - Global variables
 - static variables in C
 - Heap in C → malloc()
- STACK**
 - Read-write → RAM
 - Function calls / parameter passing
 - Local variables and local constants


Memory layout diagram showing segments and their addresses:

- 0x0800'0000 to 0x081F'FFFF: CODE (labeled 2)
- 0x2000'0000 to 0x2002'FFFF: CODE (labeled 1), DATA, and STACK

¹⁾ Literal: a fixed/constant value in source code

```
var1    DCB    0x1A
var2    DCB    0x2B, 0x3C, 0x4D, 0x5E
var3    DCW    0x6F70, 0x8192
var4    DCD    0xA3B4C5D6
```

0x2000'7800	0x1A	var1 ¹⁾
0x2000'7801	0x2B	var2
0x2000'7802	0x3C	
0x2000'7803	0x4D	
0x2000'7804	0x5E	
	****	2)
0x2000'7806	0x70	var3
0x2000'7807	0x6F	
0x2000'7808	0x92	
0x2000'7809	0x81	
	****	2)
		2)
0x2000'780C	0xD6	var4
0x2000'780D	0xC5	
0x2000'780E	0xB4	
0x2000'780F	0xA3	



MOV <Rd>, <Rm> ¹⁾ T1

15 0

0	1	0	0	0	1	1	0	D	Rm	Rd
---	---	---	---	---	---	---	---	---	----	----

RD = D:Rd → RD = Rm

The diagram shows a memory stack with registers R0 through R12. The PC register points to the instruction at address 0x2001'0000. The instruction is fetched from memory, and the value 0xDCBA'4321 is loaded into register R1. The PC is then incremented by 4 to point to the next instruction at address 0x2001'0004.

```
LDR R5, =mylita      ; Address of mylita
```

Literal Pool

Der Assembler macht noch keine Adress-Zuweisungen, reserviert aber Platz am Ende der Code-Sektion dafür (DCB, DCW, DCD).

Der Assembler berechnet den Offset für uns und lädt die Daten.

Assembler → List-File (.lst) mit opcodes


Einige Instruktionen noch nicht fertig assembliert.

Man kann ablesen, wieviel Platz die AREAs eines Moduls benötigen.

Linker → Map-File (.map) mit Adressen (Value)

Enthält Informationen über den Linking-Prozess.

Welches Symbol sich wo im Speicher befindet.



Literal Pool Example

```
CONST A EQU 0x000000AA
; opcode
0000003C 4F03 LDR R7, #0x12
0000003E 4F04 LDR R7, #CONST_A ; value of CONST_A
00000042 4D01 LDR R5, mylita ; content of mylita
00000044 4D04 LDR R5, mylita ; address of mylita
00000048 FF001122 mylita DCD 0xFF001122
; literal pool
0000004C 00000012
00000050 000000AA
00000058 00000000 ; space for the address of mylita (after linking)
```

C Example

```
static uint32_t g;

void lit_example(void) {
    uint32_t a;
    uint32_t b;
    const uint32_t c = 0x04;
    uint32_t *p;

    a = 0x05;
    b = 0xABCDEF12;
    p = &g;
    ...
}

AREA MyCode, CODE, ...
...
000002 2304 MOVs R3, #4
000004 2005 MOVs R0, #5
000006 4904 LDR R1, lit1
000008 4a04 LDR R2, adr_g
...
000018 lit1 DCD 0xabcdef12
00001C adr_g DCD g
...

AREA MyData, DATA, ...
g DCD 0x00000000
```

Compiler assigns variables to registers: a → R0, b → R1, p → R2, c → R3

Storing Data into Memory

; Equivalent to LDR but other direction

STR <Rt>, [<Rn>, #<imm5>]; only low registers

Summary

LDR <into Register> [<from memory>]

STR <from Register> [<into memory>]

<code>MOVS <Rd>, <Rm></code>	Register to register	
<code>MOVS <Rd>, #<imm8></code>	Loading literals	8-bit literal
<code>LDR <Rt>, [PC, #<imm5>]</code>		32-bit literal, PC-relative
<code>LDR <Rt>, [<Rn>, #<imm5>]</code> also LDRB and LDRH	Loading data	Register indirect with immediate offset
<code>LDR <Rt>, [<Rn>, <Rm>]</code> also LDRB, LDRH, LDRSB and LDRSH		Register indirect with register offset
<code>STR <Rt>, [<Rn>, #<imm5>]</code> also STRB and STRH	Storing data	Register indirect with immediate offset
<code>STR <Rt>, [<Rn>, <Rm>]</code> also STRB and STRH		Register indirect with register offset

Load value into high register (R8-R12)

```
LDR R0, #0x12345678 ; load immediate value
MOV R9, R0
```

I/O (Memory Mapped Items)

Volatile (in C):

- Used for accessing memory mapped items (I/O)
- Compiler darf nichts optimieren. Wenn wir mit I/O arbeiten.

Arrays

C-code	assembly
<pre>static uint16_t halfword_array[] = {0x0011, 0x2233, 0x4455, 0x6677, 0x8899, 0xAABB};</pre>	<pre>halfword_array DCW 0x0011, 0x2233 DCW 0x4455, 0x6677 DCW 0x8899, 0xAABB</pre>

Accessing array elements

element address = base address + element size • index

Example

Address	Value
	AREA my_data, DATA, READWRITE
00000000	11223344 my_array DCD 0x11223344
00000004	55667788 DCD 0x55667788
00000008	99AABBCC DCD 0x99AABBCC
0000007C	4906 LDR R1, my_array ; load address of array
00000082	684D LDR R5, [R1, #0x04] ; base R1, immediate offset

Arithmetic and Logic Operations

Flags and APSR (Application Program Status Register)

Processor does not know whether the user is working with unsigned (C) or signed (V). Therefore C and V are always calculated.

Flag	Meaning	Relevant for
Negative	N = 1 if MSB = 1	signed
Zero	Z = 1 if result = 0	signed, unsigned
Carry	C = 1 if carry	unsigned
Overflow	V = 1 if overflow	signed

Mnemonic	Instruction	Function
ADD / ADDS	Addition	A + B
ADCS	Addition with carry	A + B + c
ADR	Address to Register	PC + A
SUB / SUBS	Subtraction	A - B
SBCS	Subtraction with carry (borrow)	A - B - NOT(c)
RSBS	Reverse Subtract (negative)	-1 • A
MULS	Multiplication	A • B

ADDS <Rd>, <Rn>, <Rm>

Update of flags, only low register (low to low)

ADDS R1, R2, R3 ; add R2 and R2 and save in R1

ADDS R1, R1, R2

ADDS R1, R2 ; equivalent to above

ADD <R0-R12>, <R0-R12>

No update of flags, any to any registers, only 8bit immediate

Same register is used for first operand and result!

ADD R8, R8, R9

ADD R1, R2, R3 ; illegal

Negative Zahlen und 2-er Komplement

Processors do not distinguish signed and unsigned.

Negative Zahlen werden in binär im 2-er Komplement enkodiert. und haben in binär eine 1 als MSB.

Umrechnen von binär in dezimal (und vise versa):

Komplement nehmen und +1 rechnen.

Umrechnen in binär: -5 → 5 → 0101 → 1010 + 1 → 1011

Umrechnen in dezimal: 1011 → 0100 + 1 → 1010 → 5 → -5

Invert a Number (Reverse Subtract)

RSBS <Rd>, <Rn>, #0 Rd = 0 - Rn

Generates 2' complement, Updates flags, Only low register

; Example: var = -var

LDR R0, =var ; load addr of var

LDR R1, [R0] ; get value of var

RSBS R1, R1, #0 ; invert value of var

STR R1, [R0] ; store var

Subtraction / Addition

unsigned numbers → check **carry flag (C)** after operation:

For **Addition**: **C = 1** (carry / no borrow), result is too large.
C = 0 result is within range.

For **Subtraction**: **C = 0** (borrow), result is less than zero (not in range)
C = 1 result is larger than 0.

signed numbers → check **overflow flag (V)** after operation:

V = 1: Not enough digits available to represent the result.

Nur möglich wenn **(+a)+b** oder **(-a)-b**.

Unsigned Subtraction

There is no subtraction in Binary → instead: Addition of 2' complement. Bsp:

5 - 2 → 5 + (-2) → 0101 + 1110 → [C=1]0011 = 3 C=1: Result is in range

Beispiele

unsigned addition

```

  0 1 1 0 0 1 1 1
+ 1 0 0 1 1 0 0 1
-----
  0 0 0 0 0 0 0 0
  
```

C = 1 C: Result too large!
V = 0 V: Not relevant


unsigned subtraction

```

  0 1 1 0 0 1 1 1  2'
- 1 0 0 1 1 0 0 1  → + 0 1 1 0 0 1 1 1
-----
  1 1 0 0 1 1 1 0
  
```

C = 0 C: Less than 0!
V = 1 V: Not relevant

Subtraction in Hardware



1 for Subtraction, 0 for Addition

Signed/Unsigned Multiplication

Result requires twice as many binary digits as operands: 4-bit · 4-bit → 8-bit

5 · 3 = 15

unsigned

```

  0101 * 1101
  00001101
  00000000
  00001101
  00000000
  0000100001
  
```

zero extension of multiplier

5 · -3 = -15


signed

```


  0101 * 1101
  11111101
  00000000
  11111101
  00000000
  10011110001
  
```

sign extension of multiplier

Example: 32 bit + 32 bit + 32 bit = 64 bit



Multi-Word Arithmetic Example: 96 bit + 96 bit = 96 bit



Casting

Integer ranges based on word sizes

8-bit	hex	unsigned	signed
0x00	0	0	
...	...	...	
0x7F	127	127	
0x80	128	-128	
...	...	...	
0xFF	255	-1	

16-bit	hex	unsigned	signed
0x0000	0	0	
...	...	...	
0x7FFF	32'767	32'767	
0x8000	32'768	-32'768	
...	...	...	
0xFFFF	65'535	-1	

32-bit	hex	unsigned	signed
0x0000 0000	0	0	
...	...	...	
0x7FFF'FFFF	2'147'483'647	2'147'483'647	
0x8000'0000	2'147'483'648	-2'147'483'648	
...	...	...	
0xFFFF'FFFF	4'294'967'295	-1	

signed ↔ unsigned in C

C casted immer nach unsigned, wenn ein unsigned Operator vorkommt.

Expression	Type	Evaluation
0 == 0U	unsigned	1
-1 < 0	signed	1
-1 < 0U	unsigned	0
2'147'483'647 > -2'147'483'647 - 1	signed	1
2'147'483'647U > -2'147'483'647 - 1	unsigned	0
2'147'483'647 > (int) 2'147'483'648U	signed	1
-1 > -2	signed	1
(unsigned) -1 > -2	unsigned	1

Extension

int_8_t → int16_t → int32_t → int64_t signed
uint_8_t → uint16_t → uint32_t → uint64_t unsigned

Sign Extension, Bsp. 4 Bit → 8 Bit

Unsigned → Zero Extension

1011 → 0000 1011 0011 → 0000 0011

Signed → Sign Extension

1011 → 1111 1011 0011 → 0000 0011

Truncation

int64_t → int32_t → int16_t → int_8 signed
uint64_t → uint32_t → uint16_t → uint_8 unsigned

Cast **cuts** the left most digits

Unsigned → modulo Operation

uint32_t x = 287962; 0x000464DA → 287'962
uint16_t sx = (uint16_t)x; 0x64DA → 25'818

Signed → possible change of sign!

int32_t x = 53191; 0x0000CFC7 → 53'191
int16_t sx = (int16_t)x; 0xCFC7 → -12'345

Instructions

LDR R0, #0xB5 ; 0b10110101
; extend an 8-bit value to a 32-bit value without changing value
SXTB R1, R0 ; 0xFFFFFB5
; extend an 8-bit value to a 32-bit value
UXTB R1, R0 ; 0x00000B5

Opcode-Alignmet

Half-words (2 Bytes): Address must be **even**

Words (4 Bytes): Address must be **divisible by 4**


opcode mnemonic
1000 0 **00111** 101 011 ← STRH R3, [R5, #0x0E] ; half word alignment
14/2=7 14
01001 101 **00010011** ← LDR R5, [PC, #0x4C] ; word alignment
76/4=19 76

Hex-Werte

10 11 12 13 14 15
A B C D E F

Branch Instructions

Branch = Change of PC (Programm counter)



Direct: Target address is part of instruction. B label

Indirect: Target address is in register. BX R0

Compare and Test

CMP <Rn>, <Rm> = Rn - Rm → N, Z, C, V

Same as SUBS but without storing the result. Only flags are affected.

Used to **compare two values** (lt, gt, eq, etc).

TST <Rn>, <Rm> = Rn & Rm → N, Z

Logical AND but without storing the result. Changes N and Z.

Used to **check if a specific bit is set** → BEQ bit_not_set or BNE bit_is_set

Unconditional Branches

(branch always)

B <label> ; direct/rel, PC = PC ± offset (imm)

BL <label> ; direct/rel, PC = PC ± offset (imm), LR = PC

BLX <Rm> ; indirect/abs, PC = Rm, LR = PC - 2

BX <Rm> ; indirect/abs, PC = Rm

LDR R0, =label

BX R0

Conditional Branches

Branch only if condition is met.

B<c> <label> ; direct/relativ

Unsigned Arithmetic (higher, lower)

Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
HS (=CS)	Unsigned higher or same	C == 1
LO (=CC)	Unsigned lower	C == 0
HI	Unsigned higher	C == 1 and Z == 0
LS	Unsigned lower or same	C == 0 or Z == 1

Signed Arithmetic (greater, less)

Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
MI	Minus/negative	N == 1
PL	Plus/positive or zero	N == 0
VS	Overflow	V == 1
VC	No overflow	V == 0
GE	Signed greater than or equal	N == V
LT	Signed less than	N != V
GT	Signed greater than	Z == 0 and N == V
LE	Signed less than or equal	Z == 1 or N != V

Flag Dependent

Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
CS	Carry set	C == 1
CC	Carry clear	C == 0
MI	Minus/negative	N == 1
PL	Plus/positive or zero	N == 0
VS	Overflow	V == 1
VC	No overflow	V == 0

BAL ; branch always

Logic Instructions

Bit Manipulations

Clear bits, e.g. clear bits **5** and **1** in register R1

```
MOVS R2, #0x22 ; 00100010b
BICS R1, R1, R2
```

Set bits, e.g. set bits **6** und **3** in register R1

```
MOVS R2, #0x48 ; 01001000b
ORRS R1, R1, R2
```

Invert bits, e.g. invert bits **4**, **3** and **2** in register R1

```
MOVS R2, #0x1C ; 00011100b
EORS R1, R1, R2
```

Invert all bits

```
MVNS R0, R0
```

Shift / Rotate

LSLS **Logical Shift Left**

Für unsigned/signed: $2^n \cdot Rn$ (Multip.)


LSRS **Logical Shift Right**

Für unsigned: $2^{-n} \cdot Rn$ (Division)

ASRS **Arithmetic Shift Right**

Für signed: $2^{-n} \cdot Rn$ (Division)

RORS **Rotate Right**



Control Structures

If-Then-Else

```
if (nr >= 0) {
    isPositive = 1;
} else {
    isPositive = 0;
}
```

```
CMP R1, #0x00
BLT else
MOVS R2, #1
B end_if
else
MOVS R2, #0
end_if
```

```
CMP R1, #0
BGE then
MOVS R2, #0
B end_if
then
MOVS R2, #1
end_if
```

Do-While

```
sum = 0;
do {
    sum += nr;
} while (sum < 100);
```

```
MOVS R2, #0
loop ADDS R2, R2, R1
CMP R2, #100
BLT loop
....
```

While Loops

```
...
prod = 1;
while (prod < 100) {
    prod *= nr;
}
```

```
MOVS R2, #1
B test
loop MULS R2, R1, R2
test CMP R2, #100
BLT loop
....
```

Switch

```
uint32_t result, n;
switch (n) {
case 0:
    result += 17;
    break;
case 1:
    result += 13;
    //fall through
case 3: case 5:
    result += 37;
    break;
default:
    result = 0;
}
```

Assume: n in R1
result in R2


```
NR_CASES EQU 6
case_switch CMP R1, #NR_CASES
BHS case_default
LSLS R1, #2 ; * 4
LDR R7, =jump_table
LDR R7, [R7, R1]
BX R7 ; offset to table

case_0 ADDS R2, R2, #17
B end_sw_case
case_1 ADDS R2, R2, #13
case_3_5 ADDS R2, R2, #37
B end_sw_case
case_default MOVN R2, #0
end_sw_case ...


jump_table DCD case_0 n = 0
DCD case_1 n = 1
DCD case_default n = 2
DCD case_3_5 n = 3
DCD case_default n = 4
DCD case_3_5 n = 5
```

Stack

PUSH {R0} ; Push changes SP (Stack Pointer) and Stack.




POP {R0} ; Pop changes SP and Registers.




Register List

PUSH {R1,R3,R4,R5} reg_list = 0'0011'1010
POP {R1,R3,R4,R5}



Storage Order



Subroutines and Parameter Passing

Terminology

Routine: Caller

Subroutine: Callee

Procedure: Routine (caller) returning no result.

Function: Routine (caller) returning a result.

Subroutine

R0-R3 and the stack are used as **parameters** and **return values**.

R4-R7 are used by the callee as local variables (must back them up first).

Callee is free to use R0-R3 (without having to back them up).

1. **Caller** uses R0-R3 as arguments and backups them up (if necessary):
 PUSH {R0-R3} or MOV R4,R0
 Additional arguments are copied onto the stack: PUSH {R4-R7}
2. **Callee** pushes R4-R7 (if needed) and LR onto the stack.
3. **Callee** saves the return values to R0-R3 (additional onto the stack)
4. **Callee** pops R4-R7 (if needed) and PC from the stack, restoring LR.
5. **Caller** gets the return values from R0-R3 (MOV R4,R0).
6. **Caller** restores R0-R3 if necessary: POP {R0-R3} or MOV R0,R4

Call a subroutine with **BL <label>**

Return with **POP {PC}** or **BX LR** (if R4-R7 were not used)

```
my_proc PROC ; PROC/FUNCTION directive for debugging
    PUSH {R4-R7,LR}
    ; do something with R0-R3 as parameters
    ; save return values to R0-R3
    POP {R4-R7,PC}
    ENDP ; ENDP/ENDFUNC
```

```
; call the subroutine
PUSH {R0-R3} ; backup R0-R3 (if necessary)
BL my_proc ; call the subroutine
MOV R4,R0 ; get return values (if any) in R0-R3
POP {R0-R3} ; restore R0-R3 (if necessary)
```

Register Usage

Register	Synonym	Role
r0	a1	Argument / result / scratch register 1
r1	a2	Argument / result / scratch register 2
r2	a3	Argument / scratch register 3
r3	a4	Argument / scratch register 4
r4	v1	Variable register 1
r5	v2	Variable register 2
r6	v3	Variable register 3
r7	v4	Variable register 4
r8	v5	Variable register 5
r9	v6	Variable register 6
r10	v7	Variable register 7
r11	v8	Variable register 8
r12	IP	Intra-Procedure-call scratch register ¹⁾
r13	SP	
r14	LR	
r15	PC	

Register contents might be modified by callee

Callee must preserve contents of these registers (Callee saved)

Cortex-M0: Registers r8-r11 have limited set of instructions. Therefore, they are often not used by compilers.

Scratch Register: Used to hold an intermediate value during calculation.

Pass by Value

; Doubles the value in R0 (R0 is argument and return)

```
double PROC
    LSL R0,R0,#1
    BX LR
ENDP

; caller
MOV R0,#0x03
BL double
; R0 is now 0x06
```

Pass by Reference

Passing an address (by value) is called pass-by-reference = pointer.


Necessary for **any type larger than 4 bytes**.

```
my_proc PROC
    PUSH {R4,LR}
    STR R4,[R0] ; store something to the variable
    POP {R4,PC}
    ENDP


; caller
LDR R0,my_var ; pass the address of the variable
BL double
```

ARM Procedure Call Standard



Caller



Callee



Code of subroutine




Use the **Stack for local variables** (as opposed to Registers). Example:


```
my_proc PROC
    PUSH {R4-R7,LR} ; backup registers and LR
    ; allocate space for 3 local variables
    SUB SP,SP,#12 ; 3 * 4 bytes
    ; access local variables
    STR R0,[SP,#0]
    STR R1,[SP,#4]
    STR R2,[SP,#8]
    ; deallocate space of local variables after we're done
    ADD SP,SP,#12
    ; restore registers and PC
    POP {R4-R7,PC}
    ENDP
```

Stack Frame

Example



Calling Assembly Subroutine from C



Modular Coding

High Cohesion: Each module fulfills a (single) defined task. Each module can easily be reused.

Low Coupling: Little dependencies between modules. Modules can be tested individually.

Encapsulation: Information hidgn. Internal implementaion are hidden. An interface may have alternative implementations.

Declaration and Definition

«Declare before used»

Declare

```

uint32_t square(uint32_t v); // square function defined elsewhere
extern uint32_t counter; // counter variable defined elsewhere
struct S; // struct S type defined elsewhere
    
```

extern bedeutet, die Variable (gilt nur für Variablen) ist in einer anderen Unit definiert. Function and type declarations do not need the «extern» keyword.

Definition

```

uint32_t square(uint32_t v) { ... } // square function definition
uint32_t counter; // counter variable definition
struct S { ... }; // struct S type definition
    
```

Memory is allocated where the definition is. Each definition is implicitly also a declarations of the given name.

Header Files

Avoids duplication of declarations. Nowhere in the source code we include the source files (.c) directly. The linker will resolve the references to the definitions in the source files.

Linking



Linker

After compilation and assembling, the linker is responsible for:

- Merging code and data section:** Merge all sections of individual object files into (first) one *temporary object file*, then
- Symbol resolution:** Search missing addresses of external symbols → merged symbol tables (.symtab)
- Symbol relocation:** updating addresses in the code section (.code) (because merging sections invalidates the original addresses).

The object files holds placeholders for the memory addresses (functions and variables). The linker replaces these placeholders with the actual memory addresses. In short, Linker **merges object files** and **adds/replaces correct memory addresses**. The linker only cares about object files and is therefore ignorant of the used programming language.

C-declarations/definitions → Assembly symbols → Object file symbols



Module relativ offset

Internal and External Linkage

- External linkage:** All global names, except declared static.
- Internal linkage:** All (global) variables or functions declared **static**. static variables are only visible in the same translation unit.
- No linkage:** Local variables (e.g. in a function)

```

#include "square.h"
static uint32_t a = 5;
static uint32_t b = 7;
int main(void) {
    uint32_t res;
    res = square(a) + b;
    ...
}


uint32_t square(uint32_t v) {
    return v*v;
}
    
```


- C-definitions with **external linkage** translates into **EXPORT** symbol.
- C-declarations with **external linkage** translates into **IMPORT** symbol.
e.g. **#include** translates into **IMPORT** symbol.

Nested Exceptions and Priorities

assuming


IRQ0	PL0 = 0x2	medium priority
IRQ1	PL1 = 0x3	lowest priority
IRQ2	PL2 = 0x1	highest priority



Bus Architectures


von Neumann Architecture

Single bus system between CPU and memory.
Data + Program (Instructions) share Memory.



Harward Architecture

Two sets of buses. Program and Data have their own Memory.



RISC (ARM) and CISC (Intel) Paradigms

RISC (Reduced Instruction Set Computer)

Fixed length instructions. Load/Store architecture (data processing is between registers).

- Fast decoding, simple addressing
- Less hardware, allows higher clock rates
- More chip space for registers (up to 256)

```
LDR R0,=Credit
LDR R1,[R0]
LDR R0,=Balance
LDR R3,[R0]
ADDS R2,R1,R3
STR R2,[R0]
```

CISC (Complex Instruction Set Architecture)

Variable length instructions.


One of the operands of an instruction may directly be a memory location

- Less program memory needed
- Short programs may run faster with less memory accesses

```
MOV AX,[Credit]
ADD [Balance],AX
```


Pipelining

Advantages: Massive performance gain. **Disadvantage:** A blocking stage blocks whole pipeline. Multiple stages may need to have access to the memory at the same time → Memory-Bus Collision.




Idea: Fetch the next instruction, while the current one decodes.

Longest stage defines pipeline cycle.



LDR takes 2 instructions → next instruction must wait (S = stall).



Branch and jump instructions occur in stage 3 (Execute).

Branches stall next decode and execution stages, because it is unclear which instruction is next (no prefetch).



Instructions per second (IPS)

Without pipelining: $\text{Instruction delay} = fe + de + ex$

$$\text{Instructions per second} = \frac{1}{\text{Instruction delay}} \quad [\text{IPS}]$$

With pipelining: $\text{Max stage delay} = \max(fe, de, ex)$

$$\text{Instructions per second} = \frac{1}{\text{Max stage delay}} \quad [\text{IPS}]$$

Varia

Edge detection

```
// edge = ~btn_{N-1} & btn_N
uint8_t btn_prev = 0;
while (1) {
    uint8_t btn_value = read_byte(ADDR_BUTTONS);
    uint8_t edge = ~btn_prev & btn_value;
    btn_prev = btn_value;
    // ...
}
```

Vorsätze für Masseinheiten (metric prefix)

peta	P	10 ¹⁵	1 000 000 000 000 000
tera	T	10 ¹²	1 000 000 000 000
giga	G	10 ⁹	1 000 000 000
mega	M	10 ⁶	1 000 000
kilo	k	10 ³	1 000
hecto	h	10 ²	100
deca	da	10 ¹	10
deci	d	10 ⁻¹	0.1
centi	c	10 ⁻²	0.01
milli	m	10 ⁻³	0.001
micro	μ	10 ⁻⁶	0.000 001
nano	n	10 ⁻⁹	0.000 000 001
pico	p	10 ⁻¹²	0.000 000 000 001
femto	f	10 ⁻¹⁵	0.000 000 000 000 001